
SN74LVC1G80 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES221M - APRIL 1999 - REVISED FEBRUARY 2003

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.2 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- **I**off Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE (TOP VIEW) CLK [GND [

YEA OR YZA PACKAGE (BOTTOM VIEW)



description/ordering information

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V V_{CC} operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡	
	NanoStar™ WCSP (DSBGA) – YEA	Reel of 3000	SN74LVC1G80YEAR	CX	
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Reel of 3000	SN74LVC1G80YZAR		
–40°C to 85°C	007 (007 00) PP)/	Reel of 3000	SN74LVC1G80DBVR	000	
	SOT (SOT-23) – DBV	Reel of 250	SN74LVC1G80DBVT	C80_	
	SOT (SC-70) – DCK	Reel of 3000	SN74LVC1G80DCKR	СХ	
	301 (30-70) - DON	Reel of 250	SN74LVC1G80DCKT	U	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


NanoStar and NanoFree are trademarks of Texas Instruments.



FUNCTION TABLE

INPL	OU <u>T</u> PUT		
CLK	D	Q	
1	Н	L	
1	L	Н	
L	Χ	Q ₀	

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
	=0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	_0.5 \/ to 6.5 \/
Voltage range applied to any output in the high or low state, V _O	0.5 V to 0.5 V
	0.51/1-1/
(see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DBV package	206°C/W
DCK package	252°C/W
YEA/YZA package	154°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES221M - APRIL 1999 - REVISED FEBRUARY 2003

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
\/	Cupply voltage	Operating	1.65	5.5	V	
VCC	Supply voltage	Data retention only	1.5]	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
\ <i>/</i>	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		\ _\	
VIH	nigh-level input voltage	V _{CC} = 3 V to 3.6 V	2		ľ	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{CC}$			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
\/	Low level input valtage	V _{CC} = 2.3 V to 2.7 V		0.7	\ _\	
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		0.8]	
		V _{CC} = 4.5 V to 5.5 V		$0.3 \times V_{CC}$	1	
٧ _I	Input voltage	-	0	5.5	V	
٧o	Output voltage		0	Vcc	V	
		V _{CC} = 1.65 V		-4		
		V _{CC} = 2.3 V		-8		
IOH	High-level output current	V00 - 3 V		-16	mA	
		VCC = 3 V		-24	1	
		V _{CC} = 4.5 V		-32	1	
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		8		
I_{OL}	Low-level output current	V-2-3-V		16	mA	
		V _{CC} = 3 V		24	1	
		V _{CC} = 4.5 V		32		
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	1	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V	
		V _{CC} = 5 V ± 0.5 V		5		
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES221M - APRIL 1999 - REVISED FEBRUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	RAMETER	TEST CO	NDITIONS	VCC	MIN	TYP†	MAX	UNIT	
		I _{OH} = -100 μA		1.65 V to 5.5 V	V _{CC} -0.1				
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2				
.,		I _{OH} = -8 mA		2.3 V	1.9			V	
VOH		I _{OH} = -16 mA	2.	2.4			V		
		I _{OH} = -24 mA	3 V	2.3					
		I _{OH} = -32 mA	4.5 V	3.8					
		I _{OL} = 100 μA	I _{OL} = 100 μA				0.1		
		I _{OL} = 4 mA	1.65 V			0.45			
1		$I_{OL} = 8 \text{ mA}$	2.3 V			0.3	٧		
VOL		I _{OL} = 16 mA	3 V			0.4	V		
		I _{OL} = 24 mA	I _{OL} = 24 mA				0.55		
		I _{OL} = 32 mA		4.5 V			0.55		
Ц	CLK or D inputs	V _I = 5.5 V or GND		0 to 5.5 V			±10	μΑ	
l _{off}		V_I or $V_O = 5.5 V$		0			±10	μΑ	
Icc		$V_I = 5.5 \text{ V or GND},$	IO = 0	1.65 V to 5.5 V			10	μΑ	
ΔlCC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 5.5 V			500	μΑ	
Ci		$V_I = V_{CC}$ or GND		3.3 V		3.5		pF	

 $^{^{\}dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = ± 0.1		V _{CC} =		V _{CC} =		V _{CC} =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			160		160		160		160	MHz
t _W	Pulse duration, CLK high or low		2.5		2.5		2.5		2.5		ns
	Octor Cock to Cock OLK	Data high	2.3		1.5		1.3		1.1		
t _{su}	Setup time before CLK↑	Data low	2.5		1.5		1.3		1.1		ns
th	Hold time, data after CLK↑		0		0.2		0.9		0.4		ns

switching characteristics over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
	(INFO1)	MIN		MAX	MIN	MAX	MIN	MAX	MIN	MAX		
	f _{max}			160		160		160		160		MHz
	^t pd	CLK	Q	3	9.1	1.5	6	1.3	4.2	1.1	3.8	ns



SN74LVC1G80 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES221M - APRIL 1999 - REVISED FEBRUARY 2003


switching characteristics over recommended operating free-air temperature range, C_L = 30 pF or 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
	(IIII O1)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			160		160		160		160		MHz
^t pd	CLK	Iα	4.4	9.9	2.3	7	2	5.2	1.3	4.5	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V V _{CC} = 2.5 V		V _{CC} = 3.3 V V _{CC} = 5 V		UNIT	
	FARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNIT	
C _{pd}	Power dissipation capacitance	f = 10 MHz	24	24	25	27	pF	


PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

DΑ			

.,	INPUTS		.,			_	.,
vcc	٧ _I	t _r /t _f	t _r /t _f V _M V _{LOAD}		CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	VCC	≤2 ns	V _{CC} /2	2×VCC	15 pF	1 M Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤2 ns	V _{CC} /2	2×VCC	15 pF	1 M Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	1 M Ω	0.3 V
5 V \pm 0.5 V	VCC	≤2.5 ns	V _{CC} /2	2×V _{CC}	15 pF	1 M Ω	0.3 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

.,	INPUTS		.,	.,		_	
VCC	٧ _I	t _r /t _f	V _M	VLOAD	CL	R_{L}	$oldsymbol{V}_\Delta$
1.8 V ± 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V \pm 0.5 V	VCC	≤2.5 ns	V _{CC} /2	2×V _{CC}	50 pF	500 Ω	0.3 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-203

YEA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoStar package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is tin-lead (SnPb). Refer to the 5 YZA package (drawing 4204151) for lead-free.

YZA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - D. Package complies to JEDEC MO-211 variation EA.
 - E. This package is lead-free. Refer to the 5 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated