



ISOLATED CAN TRANSCEIVER

Check for Samples: ISO1050

FEATURES

- Meets the Requirements of ISO11898-2
- 5000-V_{RMS} Isolation (ISO1050DW)
- 2500-V_{RMS} Isolation (ISO1050DUB)
- Failsafe Outputs
- Low Loop Delay: 150ns (Typ), 210ns (Max)
- 50 kV/µs Typical Transient Immunity
- Bus-Fault Protection of -27 V to 40 V
- Driver (TXD) Dominant Time Out Function
- IEC 60747-5-2 (VDE 0884, Rev. 2) and IEC 61010-1 Approved
- UL 1577 Double Protection Approved; See Regulatory Information Section
- IEC 60601-1 (Medical) and CSA Approved
- 5 KV_{RMS} Reinforced Insulation per TUV Approved for EN/UL/CSA 60950-1 (ISO1050DW)

- I/O Voltage Range Supports 3.3V and 5V Microprocessors
- Typical 25-Year Life at Rated Working Voltage (see Application Report SLLA197 and Figure 18)

APPLICATIONS

- Industrial Automation, Control, Sensors and Drive Systems
- Building and Climate Control (HVAC)
 Automation
- Security Systems
- Transportation
- Medical
- Telecom
- CAN Bus Standards Such as CANopen, DeviceNet, NMEA2000, ARINC825, ISO11783, CAN Kingdom, CANaerospace

DESCRIPTION

The ISO1050 is a galvanically isolated CAN transceiver that meets the specifications of the ISO11898-2 standard. The device has the logic input and output buffers separated by a silicon oxide (SiO₂) insulation barrier that provides galvanic isolation of up to 5000 V_{RMS} for ISO1050DW and 2500 V_{RMS} for ISO1050DUB. Used in conjunction with isolated power supplies, the device prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.


As a CAN transceiver, the device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps). Designed for operation in especially harsh environments, the device features cross-wire, overvoltage and loss of ground protection from -27 V to 40 V and over-temperature shut-down, as well as -12 V to 12 V common-mode range.

FUNCTION DIAGRAM

The ISO1050 is characterized for operation over the ambient temperature range of -55°C to 105°C.

DW PACKAGE

				_	
V _{CC1}	Ш	1 🌒	16	Ш	V _{CC2}
GND1	Ш	2	15	Þ	GND2
RXD	Ш	3	14	回	nc
nc	Ш	4	13	Þ	CANH
nc	Ш	5	12	回	CANL
TXD	Ш	6	11	回	nc
GND1	Ш	7	10	回	GND2
GND1	Ш	8	9	回	GND2



53

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS983H-JUNE 2009-REVISED JUNE 2013

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

	AVAILABLE OF TIONS									
PRODUCT	RATED ISOLATION	PACKAGE	MARKED AS	ORDERING NUMBER						
	2500 \/		ISO1050	ISO1050DUB (rail)						
ISO1050DUB	2500 V _{RMS}	DUB-8	1501050	ISO1050DUBR (reel)						
	5000 Vems DW-16 ISI	1001050	ISO1050DW (rail)							
ISO1050DW	5000 V _{RMS}	Dvv-16	ISO1050	ISO1050DWR (reel)						

AVAILABLE OPTIONS

PIN FUNCTIONS

	PIN						
	PAC	KAGE	TYPE	DESCRIPTION			
NAME	DW	DUB					
V _{CC1}	1	1	Supply	Digital side supply voltage (3 to 5.5V)			
GND1	2	NA	GND1	Digital side ground connection			
RXD	3	2	0	CAN receive data output (LOW for dominant and HIGH for recessive bus states)			
NC	4	NA	NC	No connect			
NC	5	NA	NC	No connect			
TXD	6	3	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)			
GND1	7	4	GND1	Digital side ground connection			
GND1	8	NA	GND1	Digital side ground connection			
GND2	9	5	GND2	Transceiver side ground connection			
GND2	10	NA	GND2	Transceiver side ground connection			
NC	11	NA	NC	No connect			
CANL	12	6	I/O	Low level CAN bus line			
CANH	13	7	I/O	High level CAN bus line			
NC	14	NA	NC	No connect			
GND2	15	NA	GND2	Transceiver side ground connection			
V _{CC2}	16	8	Supply	Transceiver side supply voltage (5V)			



ISO1050

FUNCTIONAL DESCRIPTION

CAN BUS STATES

The CAN bus has two states during operation: *dominant* and *recessive*. A dominant bus state, equivalent to logic low, is when the bus is driven differentially by a driver. A recessive bus state is when the bus is biased to a common mode of V_{CC} / 2 via the high-resistance internal input resistors of the receiver, equivalent to a logic high. The host microprocessor of the CAN node will use the TXD pin to drive the bus and will receive data from the bus on the RXD pin. See Figure 1 and Figure 2.




Figure 1. Bus States (Physical Bit Representation)




Figure 2. Simplified Recessive Common Mode Bias and Receiver

DRIVER AND RECEIVER FUNCTION TABLES

INPUT	OUTI	PUTS	
TXD ⁽¹⁾	CANH ⁽¹⁾	CANL ⁽¹⁾	DRIVEN BUS STATE
L	Н	L	Dominant
Н	Z	Z	Recessive

Table 1. Driver Function Table

(1) H = high level, L = low level, Z = common mode (recessive) bias to V_{CC} / 2. See Figure 1 and Figure 2 for bus state and common mode bias information.

Table 2. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS $V_{ID} = V_{CANH} - V_{CANL}$	BUS STATE	RXD PIN ⁽¹⁾
	$V_{ID} \ge 0.9 V$	Dominant	L
Namel an Cilant	$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$?	?
Normal or Silent	$V_{ID} \le 0.5 V$	Recessive	Н
	Open (V _{ID} ≈ 0 V)	Open	Н

(1) H = high level, L = low level, ? = indeterminate.

DIGITAL INPUTS AND OUTPUTS

TXD (Input) and RXD (Output):

 V_{CC1} for the isolated digital input and output side of the device maybe supplied by a 3.3 V or 5 V supply and thus the digital inputs and outputs are 3.3 V and 5 V compatible.

NOTE

TXD is very weakly internally pulled up to V_{CC1} . An external pull up resistor should be used to make sure that TXD is biased to recessive (high) level to avoid issues on the bus if the microprocessor doesn't control the pin and TXD floats. TXD pullup strength and CAN bit timing require special consideration when the device is used with an open-drain TXD output on the microprocessor's CAN controller. An adequate external pullup resistor must be used to ensure that the TXD output of the microprocessor maintains adequate bit timing input to the input on the transceiver.

PROTECTION FEATURES

TXD Dominant Timeout (DTO)

TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO}. The TXD DTO circuit timer starts on a falling edge on TXD. The TXD DTO circuit disables the CAN bus driver if no rising edge is seen before the timeout period expires. This frees the bus for communication between other nodes on the network. The CAN driver is re-activated when a recessive signal is seen on the TXD pin, thus clearing the TXD DTO condition. The receiver and RXD pin still reflect the CAN bus, and the bus pins are biased to recessive level during a TXD dominant timeout.

NOTE

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{TXD_DTO} minimum, limits the minimum data rate. Calculate the minimum transmitted data rate by: Minimum Data Rate = 11 / t_{TXD_DTO} .



SLLS983H-JUNE 2009-REVISED JUNE 2013




Figure 3. Example Timing Diagram for Devices With TXD DTO

Thermal Shutdown

If the junction temperature of the device exceeds the thermal shut down threshold the device turns off the CAN driver circuits thus blocking the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature drops below the thermal shutdown temperature of the device. If the fault condition is still present, the temperature may rise again and the device would enter thermal shut down again. Prolonged operation with thermal shutdown conditions may affect device reliability.

NOTE

During thermal shutdown the CAN bus drivers turn off; thus no transmission is possible from TXD to the bus. The CAN bus pins are biased to recessive level during a thermal shutdown, and the receiver to RXD path remains operational.

Undervoltage Lockout and Failsafe

The supply pins have undervoltage detection that places the device in protected or failsafe mode. This protects the bus during an undervoltage event on V_{CC1} or V_{CC2} supply pins. If the bus-side power supply Vcc2 is lower than about 2.7V, the power shutdown circuits in the ISO1050 will disable the transceiver to prevent false transmissions due to an unstable supply. If Vcc1 is still active when this occurs, the receiver output (RXD) will go to a failsafe HIGH (recessive) value in about 6 microseconds.

V _{CC} 1	V _{CC} 2	DEVICE STATE	BUS OUTPUT	RXD
GOOD	GOOD	Functional	Per Device State and TXD	Mirrors Bus
BAD	GOOD	Protected	Recessive	High Impedance (3-state)
GOOD	BAD	Protected	High Impedance	Recessive (Failsafe High)

Table 3. Undervoltage Lockout and Failsafe

NOTE

After an undervoltage condition is cleared and the supplies have returned to valid levels, the device typically resumes normal operation in $300 \ \mu s$

Floating Pins

Pull ups and pull downs should be used on critical pins to place the device into known states if the pins float. The TXD pin should be pulled up via a resistor to V_{CC1} to force a recessive input level if the microprocessor output to the pin floats.



CAN Bus Short Circuit Current Limiting

The device has several protection features that limit the short circuit current when a CAN bus line is shorted. These include driver current limiting (dominant and recessive). The device has TXD dominant state time out to prevent permanent higher short circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states with the data and control fields bits, thus the short circuit current may be viewed either as the instantaneous current during each bus state, or as a DC average current. For system current (power supply) and power considerations in the termination resistors and common-mode choke ratings, use the average short circuit current. Determine the ratio of dominant and recessive bits by the data in the CAN frame plus the following factors of the protocol and PHY that force either recessive or dominant at certain times:

- Control fields with set bits
- Bit stuffing
- Interframe space
- TXD dominant time out (fault case limiting)

These ensure a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits.

NOTE

The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated with the following formula:

 $I_{OS(AVG)} = \%Transmit \times [(\%REC_Bits \times I_{OS(SS)_REC}) + (\%DOM_Bits \times I_{OS(SS)_DOM})] + [\%Receive \times I_{OS(SS)_REC}]$

Where

- I_{OS(AVG)} is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- %REC_Bits is the percentage of recessive bits in the transmitted CAN messages
- %DOM_Bits is the percentage of dominant bits in the transmitted CAN messages
- I_{OS(SS) REC} is the recessive steady state short circuit current
- I_{OS(SS) DOM} is the dominant steady state short circuit current

NOTE

Consider the short circuit current and possible fault cases of the network when sizing the power ratings of the termination resistance and other network components.

6

ABSOLUTE MAXIMUM RATINGS⁽¹⁾ ⁽²⁾

				VALUE / UNIT
V _{CC1} , V _{CC2}	Supply voltage (3)			–0.5 V to 6 V
VI	Voltage input (TXD)			–0.5 V to 6 V
$V_{\mbox{CANH}}$ or $V_{\mbox{CANH}}$	Voltage range at any bus	terminal (CANH, CANL)		–27 V to 40 V
lo	Receiver output current			±15 mA
	Liuman Dadu Madal	IEDEC Standard 22 Mathad 4114 C 01	Bus pins and GND2 ⁽⁴⁾	±4 kV
ESD	Human Body Model	JEDEC Standard 22, Method A114-C.01	All pins	±4 kV
E2D	Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1.5 kV
	Machine Model	ANSI/ESDS5.2-1996	All pins	±200 V
T _{stg}	Storage temperature			-65°C to 150°C
TJ	Junction temperature			–55°C to 150°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This isolator is suitable for basic isolation within the safety limiting data. Maintenance of the safety data must be ensured by means of protective circuitry.

(3) All input and output logic voltage values are measured with respect to the GND1 logic side ground. Differential bus-side voltages are measured to the respective bus-side GND2 ground terminal.

(4) Tested while connected between Vcc2 and GND2.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V _{CC1}	Supply voltage, controller si	de	3		5.5	V
V _{CC2}	Supply voltage, bus side	ly voltage, controller side35.5ly voltage, bus side 4.75 5 5.25 ge at bus pins (separately or common mode) $-12^{(1)}$ 12 level input voltageTXD 2 5.25 evel input voltageTXD 0 0.8 ential input voltageTXD -7 7 level output currentDriver -70 -70 evel output currentDriver -70 -70 evel output currentDriver -70 -70		V		
V_{I} or V_{IC}	Voltage at bus pins (separa	tely or common mode)	-12 ⁽¹⁾		12	V
VIH	High-level input voltage	TXD	2		5.25	V
V _{IL}	Low-level input voltage	TXD	0		0.8	V
V _{ID}	Differential input voltage		-7		7	V
		Driver	-70			(
IOH	High-level output current	Receiver	-4		5.5 5 5.25 12 5.25 0.8 7	mA
	I and be all and and an investig	Driver			70	
IOL	Low-level output current	Receiver				mA
T _A	Ambient Temperature -55			105	°C	
TJ	Junction temperature (see 1	HERMAL CHARACTERISTICS)	-55		125	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

SUPPLY CURRENT

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT	
			$V_{\rm I}$ = 0 V or $V_{\rm CC1}$, $V_{\rm CC1}$ = 3.3V	1.8	2.8	~ ^
ICC1	V _{CC1} Supply current		$V_I = 0 V \text{ or } V_{CC1}$, $V_{CC1} = 5V$	2.3	3.6	mA
		Dominant	$V_I = 0 V, 60-\Omega$ Load	52	73	0
ICC2	V _{CC2} Supply current	Recessive	$V_I = V_{CC1}$	8	12	mA

(1) All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5V$.

DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{loop1}	Total loop delay, driver input to receiver output, Recessive to Dominant	See Figure 12	112	150	210	ns
t _{loop2}	Total loop delay, driver input to receiver output, Dominant to Recessive	See Figure 12	112	150	210	ns

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	CANH			2.9	3.5	4.5	V
V _{O(D)}	Bus output voltage (Dominant)	CANL	See Figure 4 and Figure 5, $V_I = 0 V$, $R_L = 60\Omega$	0.8	1.2	1.5	V
V _{O(R)}	Bus output voltage (Recessive)		See Figure 4 and Figure 5, $V_I = 2 V$, $R_L = 60\Omega$	2	2.3	3	V
V _{OD(D)}	Differential output valuese (Deminent	N	See Figure 4, Figure 5 and Figure 6, VI = 0 V, $R_L = 60\Omega$	1.5		3	V
	Differential output voltage (Dominant	.)	See Figure 4, Figure 5, and Figure 6 V _I = 0 V, $R_L = 45\Omega$, Vcc > 4.8V	1.4		3	v
		-)	See Figure 4 and Figure 5, $V_I = 3 V$, $R_L = 60\Omega$	-0.12		0.012	V
V _{OD(R)}	V _{OD(R)} Differential output voltage (Recessive)		V _I = 3 V, No Load	-0.5		0.05	v
V _{OC(D)}	Common-mode output voltage (Dominant)		Cas Figure 44	2	2.3	3	V
V _{OC(pp)}	Peak-to-peak common-mode output	voltage	See Figure 11		0.3		v
I _{IH}	High-level input current, TXD input		V _I at 2 V			5	μA
IIL	Low-level input current, TXD input		V _I at 0.8 V	-5			μA
I _{O(off)}	Power-off TXD leakage current		V_{CC1} , V_{CC2} at 0 V, TXD at 5 V			10	μA
			See Figure 14, $V_{CANH} = -12$ V, CANL Open	-105	-72		
	Chart aircuit atopdy atota autout auro	t	See Figure 14, V _{CANH} = 12 V, CANL Open		0.36	1	~ ^
I _{OS(ss)}	Short-circuit steady-state output curr	ent	See Figure 14, V _{CANL} =-12 V, CANH Open	-1	-0.5		mA
			See Figure 14, V _{CANL} = 12 V, CANH Open		71	105	
Co	Output capacitance		See receiver input capacitance				
CMTI	Common-mode transient immunity		See Figure 16, $V_I = V_{CC}$ or 0 V	25	50		kV/µs

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

ſ						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, recessive-to-dominant output		31	74 110		
t _{PHL}	Propagation delay time, dominant-to-recessive output	See Figure 7	25	44	75	
t _r	Differential output signal rise time	See Figure 7		20	50	ns
t _f	Differential output signal fall time			20	50	
t _{dom} ⁽¹⁾	Dominant time-out	\downarrow C _L =100 pF, See Figure 13	300	450	700	μs

(1) The TXD dominant time out (t_{dom}) disables the driver of the transceiver once the TXD has been dominant longer than (t_{dom}) which releases the bus lines to recessive preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults locking the bus dominant it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case where five successive dominant bits are followed immediately by an error frame. This along with the (t_{dom}) minimum limits the minimum bit rate may be calculated by: Minimum Bit Rate = 11/ (t_{dom}) = 11 bits / 300 µs = 37 kbps.

SLLS983H-JUNE 2009-REVISED JUNE 2013

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going bus input threshold voltage	See Table 4		750	900	mV
V_{IT-}	Negative-going bus input threshold voltage	See Table 4	500	650		mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT})			150		mV
V	$\frac{1}{2}$	I _{OH} = -4 mA, See Figure 9	V _{CC} – 0.8	4.6		V
V _{OH}	High-level output voltage with $Vcc = 5V$	$I_{OH} = -20 \ \mu A$, See Figure 9	V _{CC} – 0.1	5		V
		I _{OL} = 4 mA, See Figure 9	V _{CC} – 0.8	3.1		V
V _{OH}	High-level output voltage with Vcc1 = 3.3V	I _{OL} = 20 μA, See Figure 9	V _{CC} – 0.1	3.3		V
.,	Low-level output voltage	I _{OL} = 4 mA, See Figure 9		0.2	0.4	V
V _{OL}		I _{OL} = 20 μA, See Figure 9		0	0.1	V
CI	Input capacitance to ground, (CANH or CANL)	TXD at 3 V, $V_1 = 0.4 \sin (4E6\pi t) + 2.5V$		6		pF
CID	Differential input capacitance	TXD at 3 V, V _I = 0.4 sin (4E6πt)		3		pF
R _{ID}	Differential input resistance	TXD at 3 V	30		80	kΩ
R _{IN}	Input resistance (CANH or CANL)	TXD at 3 V	15	30	40	kΩ
R _{I(m)}	Input resistance matching (1 – [R _{IN (CANH)} / R _{IN (CANL)}]) × 100%	V _{CANH} = V _{CANL}	-3%	0%	3%	
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 16	25	50		kV/µs

(1) All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5V$.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		66	90	130	
t _{PHL}	Propagation delay time, high-to-low-level output	TVD at 2 V/ See Figure 0	51	80	105	~~
t _r	Output signal rise time	TXD at 3 V, See Figure 9		3	6	ns
t _f	Output signal fall time	_		3	6	
t _{fs}	Failsafe output delay time from bus-side power loss	VCC1 at 5 V, See Figure 15		6		μs


TEXAS INSTRUMENTS

www.ti.com

SLLS983H-JUNE 2009-REVISED JUNE 2013

PARAMETER MEASUREMENT INFORMATION













Figure 6. Driver V_{OD} with Common-mode Loading Test Circuit



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50\Omega$.
- B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 7. Driver Test Circuit and Voltage Waveforms





Figure 8. Receiver Voltage and Current Definitions



SLLS983H - JUNE 2009-REVISED JUNE 2013

www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50\Omega$.
- B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 9. Receiver Test Circuit and Voltage Waveforms

	INPUT			OUTPUT	
V _{CANH}	VCANL	V _{ID}		R	
–11.1 V	–12 V	900 mV	L		
12 V	11.1 V	900 mV	L	.,	
6 V	-12 V	6 V	L	V _{OL}	
12 V	6 V	6 V	L		
–11.5 V	–12 V	500 mV	Н		
12 V	11.5 V	500 mV	Н		
–12 V	6 V	-6 V	н	V _{OH}	
6 V	12 V	-6 V	н	-	
Open	Open	Х	Н		

Table 4. Differential Input Voltage Threshold Test




The waveforms of the applied transients are in accordance with ISO 7637 part 1, test pulses 1, 2, 3a, and 3b.


Figure 10. Transient Over-Voltage Test Circuit




SLLS983H-JUNE 2009-REVISED JUNE 2013











A. The input pulse is supplied by a generator having the following characteristics: $t_r \le 6$ ns, $t_f \le 6$ ns, $Z_O = 50\Omega$.

B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 13. Dominant Timeout Test Circuit and Voltage Waveforms



SLLS983H-JUNE 2009-REVISED JUNE 2013




Figure 14. Driver Short-Circuit Current Test Circuit and Waveforms




Figure 15. Failsafe Delay Time Test Circuit and Voltage Waveforms

TEXAS INSTRUMENTS

www.ti.com

SLLS983H-JUNE 2009-REVISED JUNE 2013




Figure 16. Common-Mode Transient Immunity Test Circuit




Figure 17. Electromagnetic Emissions Measurement Setup

DEVICE INFORMATION

FUNCTION TABLE⁽¹⁾

	DRIVER					RECEIVER	
INPUTS	OUTPUTS				DIFFERENTIAL INPUTS	OUTPUT	BUS STATE
TXD	CANH	CANL	BUS STATE		V _{ID} = CANH–CANL	RXD	BUS STATE
L ⁽²⁾	Н	L	DOMINANT		V _{ID} ≥ 0.9 V	L	DOMINANT
н	Z	Z	RECESSIVE		0.5 V < V _{ID} < 0.9 V	?	?
Open	Z	Z	RECESSIVE		V _{ID} ≤ 0.5 V	Н	RECESSIVE
Х	Z	Z	RECESSIVE		Open	Н	RECESSIVE

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

(2) Logic low pulses to prevent dominant time-out.

SLLS983H-JUNE 2009-REVISED JUNE 2013

www.ti.com

ISOLATOR CHARACTERISTICS (1) (2)

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP I	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air, per JEDEC package dimensions		6.1			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface, per JEDEC package dimensions	DUB-8	6.8			mm
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air, per JEDEC package dimensions	DW 16	8.34			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface, per JEDEC package dimensions	DW-16	8.10			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation		0.014			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, Tamb < 100°C			>10 ¹²		Ω
		Input to output V _{IO} = 500 V, 100°C ≤Tamb ≤Tamb m	nax		>10 ¹¹		Ω
CIO	Barrier capacitance	V _I = 0.4 sin (4E6πt)			1.9		pF
CI	Input capacitance to ground	V _I = 0.4 sin (4E6πt)			1.3		pF

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

(2) Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

INSULATION CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	SPECIFICATION	UNIT
V	Maximum working insulation	ISO1050DUB		560	Vessle
VIORM	voltage per DIN EN 60747-5-2	ISO1050DW		1200	Vpeak
	Input to output test voltage per	ISO1050DUB	V _{P R} = 1.875 x V _{IORM} , t = 1	1050	
V _{PR}	DIN EN 60747-5-2	ISO1050DW	sec (100% production) Partial discharge < 5 pC	2250	Vpeak
V	Transient overvoltage per DIN EN	nsient overvoltage per DIN EN		4000	Vessle
VIOTM	60747-5-2		t = 1 sec (100% production)	4000	Vpeak
		ISO1050DUB - Double Protection	t = 60 sec (qualification)	2500	Vrmo
V	loolotion voltage per LIL 1577	ISOT050D0B - Double Protection	t = 1 sec (100% production)	3000	Vrms
VISO	Isolation voltage per UL 1577	ISO1050DW Single Protection	t = 60 sec (qualification)	4243	Vrms
		ISO1050DW - Single Protection	t = 1 sec (100% production)	5092	VIIIIS
R_S	Isolation resistance		$V_{IO} = 500 \text{ V} \text{ at } T_S$	> 10 ⁹	Ω
	Pollution Degree			2	

IEC 60664-1 RATINGS

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	II
	Rated mains voltage ≤ 150 Vrms	I–IV
	Rated mains voltage ≤ 300 Vrms	I–III
Installation classification	Rated mains voltage ≤ 400 Vrms	I–II
	Rated mains voltage ≤ 600 Vrms (ISO1050DW only)	I-II
	Rated mains voltage ≤ 848 Vrms (ISO1050DW only)	I

SLLS983H-JUNE 2009-REVISED JUNE 2013

IEC SAFETY LIMITING VALUES

safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS			MAX	UNIT
			$\theta_{JA} = 73.3 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			310	m۸
		DUB-8	$\theta_{JA} = 73.3 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			474	mA
IS	Safety input, output, or supply current	DW-16	$\theta_{JA} = 76 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			299	A
			$\theta_{JA} = 76 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			457	mA
T_S	Maximum case temperature					150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assured junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

REGULATORY INFORMATION

VDE	τυν	CSA	UL
Certified according to DIN EN 60747-5-2	Certified according to EN/UL/CSA 60950-1	Approved under CSA Component Acceptance Notice #5A	Recognized under 1577 ⁽¹⁾ Component Recognition Program
Basic Insulation Transient Overvoltage, 4000 V_{PK} Surge Voltage, 4000 V_{PK} Maximum Working Voltage, 1200 V_{PK} (ISO1050DW) and 560 V_{PK} (ISO1050DUB)	ISO1050DW: 5000 V _{RMS} Reinforced Insulation, 400 V _{RMS} maximum working voltage 5000 V _{RMS} Basic Insulation, 600 V _{RMS} maximum working voltage ISO1050DUB: 2500 V _{RMS} Reinforced Insulation, 400 V _{RMS} maximum working voltage 2500 V _{RMS} Reinforced Insulation, 400 V _{RMS} maximum working voltage 2500 V _{RMS} maximum working voltage	5000 V_{RMS} Reinforced Insulation 2 Means of Patient Protection at 125 V_{RMS} per IEC 60601-1 (3rd Ed.)	ISO1050DUB: 2500 V _{RMS} Double Protection ISO1050DW: 3500 V _{RMS} Double Protection, 4243 V _{RMS} Single Protection
File Number: 40016131	Certificate Number: U8V 11 09 77311 008	File Number: 220991	File Number: E181974

(1) Production tested ≥ 3000 V_{RMS} (ISO1050DUB) and 5092 V_{RMS} (ISO1050DW) for 1 second in accordance with UL 1577.

THERMAL INFORMATION (DUB-8 PACKAGE)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	Junction-to-air	Low-K Thermal Resistance ⁽¹⁾		120		°C/W
θ_{JA}		High-K Thermal Resistance		73.3		°C/W
θ_{JB}	Junction-to-board thermal resistance	Low-K Thermal Resistance		10.2		°C/W
θ_{JC}	Junction-to-case thermal resistance	Low-K Thermal Resistance		14.5		°C/W
P _D	Device power dissipation	$V_{CC1}{=}$ 5.5V, $V_{CC2}{=}$ 5.25V, $T_{A}{=}105^{\circ}C,$ $R_{L}{=}$ 60 $\Omega,$ TXD input is a 500kHz 50% duty-cycle square wave			200	mW
T _{j shutdown}	Thermal shutdown temperature ⁽²⁾			190		°C

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

(2) Extended operation in thermal shutdown may affect device reliability.



THERMAL INFORMATION (DW-16 PACKAGE)

		ISO1050	
	THERMAL METRIC ⁽¹⁾	DW	UNITS
		16	
θ _{JA}	Junction-to-ambient thermal resistance	76.0	
θ _{JCtop}	Junction-to-case (top) thermal resistance	41	
θ_{JB}	Junction-to-board thermal resistance	47.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	14.4	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	38.2	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

LIFE EXPECTANCY vs WORKING VOLTAGE (ISO1050DUB)





Figure 18. Life Expectancy vs Working Voltage

TEXAS INSTRUMENTS

www.ti.com


SLLS983H-JUNE 2009-REVISED JUNE 2013



EQUIVALENT I/O SCHEMATICS




SLLS983H-JUNE 2009-REVISED JUNE 2013



TEXAS INSTRUMENTS

www.ti.com

SLLS983H-JUNE 2009-REVISED JUNE 2013



SLLS983H - JUNE 2009-REVISED JUNE 2013




Figure 25. Application Circuit

BUS LOADING, LENGTH AND NUMBER OF NODES

The ISO11898 Standard specifies a maximum bus length of 40m and maximum stub length of 0.3m with a maximum of 30 nodes. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the ISO1050.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898 standard. They have made system level trade offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, CAN Kingdom, DeviceNet and NMEA200.


A CAN network design is a series of tradeoffs, but these devices operate over wide -12-V to 12-V commonmode range. In ISO11898-2 the driver differential output is specified with a 60 Ω load (the two 120 Ω termination resistors in parallel) and the differential output must be greater than 1.5V. The ISO1050 is specified to meet the 1.5V requirement with a 60 Ω load, and additionally specified with a differential output of 1.4V with a 45 Ω load. The differential input resistance of the ISO1050 is a minimum of 30K Ω . If 167 ISO1050 transceivers are in parallel on a bus, this is equivalent to a 180 Ω differential load. That transceiver load of 180 Ω in parallel with the 60 Ω gives a total 45 Ω . Therefore, the ISO1050 theoretically supports over 167 transceivers on a single bus segment with margin to the 1.2V minimum differential input at each node. However for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO11898 standard of 40m by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO11898 CAN standard. In using this flexibility comes the responsibility of good network design.

CAN TERMINATION

SLLS983H-JUNE 2009-REVISED JUNE 2013

The ISO11898 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with 120Ω characteristic impedance (Z₀). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be in a node, but if nodes may be removed from the bus, the termination must be carefully placed so that it is not removed from the bus.





Termination may be a single 120 Ω resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used. (See Figure 27). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.




Figure 27. CAN Bus Termination Concepts

SLLS983H-JUNE 2009-REVISED JUNE 2013

www.ti.com

REVISION HISTORY

Changes from Original (June 2009) to Revision A Page • Added Typical 25-Year Life at Rated Working Voltage to Features 1 • Added LIFE EXPECTANCY vs WORKING VOLTAGE section 17

Changes from Revision A (Sept 2009) to Revision B

•	Added information that IEC 60747-5-2 and IEC61010-1 have been approved 1
٠	Changed DW package from preview to production data 1
•	Added Insulation Characteristics and IEC 60664-1 Ratings tables
•	Added IEC file number
•	Added DW-16 thermal information table

Changes from Revision B (June 2009) to Revision C

Page

•	Changed the IEC 60747-5-2 Features bullet From: DW package Approval Pending To: VDE approved for both DUB and DW packages	1
•	Changed the Minimum Internal Gap value from 0.008 to 0.014 in the Isolator Characteristics table	15
•	Changed V _{IORM} Specification From: 1300 To: 1200 per VDE certification	15
•	Changed V _{PR} Specification From 2438 To: 2250	15
•	Added the Bus Loading paragraph to the Application Information section	21

Changes from Revision C (July 2010) to Revision D

Page

•	Changed the SUPPLY CURRENT table for I _{CC1} 1st row From: Typ = 1 To: 1.8 and MAX = 2 To: 2.8
٠	Changed the SUPPLY CURRENT table for I _{CC1} 2nd row From: Typ = 2 To: 2.8 and MAX = 3 To: 3.6
٠	Changed the REGULATORY INFORMATION table 16



Page

Changes from Revision D (June 2011) to Revision E

•	Added device ISO1050L	1
•	Changed (DW Package) in the Features list to (ISO1050DW)	1
•	Changed (DUB Package) in the Features list to (ISO1050DUB and ISO1050LDW)	1
•	Deleted IEC 60950-1 from the CSA Approvals Feature bullet	1
•	From: IEC 60601-1 (Medical) and CSA Approvals Pending To: IEC 60601-1 (Medical) and CSA Approved	1
•	Added Feature - 5 KVRMS Reinforced.	1
•	Changed DW Package to ISO105DW and DUB package to ISO1050DUB and ISO1050LDW in the first paragraph of DESCRIPTION	1
•	Added the AVAILABLE OPTIONS table	2
•	Added Note 1 to the INSULATION CHARACTERISTICS table	15
•	Changed V _{IORM} From: 8-DUB Package to ISO1050DUB and ISO1050LDW	15
•	Changed V _{IORM} From: 16-DW to ISO1050DW	15
•	Changed the VISO Isolation voltage per UL section of the INSULATION CHARACTERISTICS table.	15
•	Changed the IEC 60664-1 Ratings Table	15
•	Changed the REGULATORY INFORMATION table	16
•	Changed From: File Number: 220991 (Approval Pending) To: File Number: 220991	16
•	Changed in note (1) 3000 to 2500 and 6000 to 5000	16
•	Changed in LIFE EXPECTANCY vs WORKING VOLTAGE (8-DUB PACKAGE TO: LIFE(ISO1050DW and ISO1050LDW)	17

Changes from Revision E (December 2011) to Revision F

•	Deleted ISO1050L device	1
•	Deleted ISO1050LDW from Features list	1
•	Deleted ISO1050LDW in first paragraph of DESCRIPTION	1
•	Deleted ISO1050LDW from AVAILABLE OPTIONS	2
•	Added the PIN FUNCTIONS section	2
•	Added the FUNCTIONAL DESCRIPTION section	3
•	Added Note 1 to the DRIVER SWITCHING CHARACTERISTICS table	8
•	Deleted ISO1050LDW from INSULATION CHARACTERISTICS	. 15
•	Deleted ISO1050LDW from REGULATORY INFORMATION	. 16
•	Deleted ISO1050LDW from LIFE EXPECTANCY vs WORKING VOLTAGE	. 17
•	Deleted 40V from the CANH and CANL input diagrams and output diagrams in the EQUIVALENT I/O	
	SCHEMATICS	. 18
•	Changed the APPLICATION INFORMATION section	. 21

Changes from Revision F (January 2013) to Revision G

•	Clarified clearance and creepage measurement method in ISOLATOR CHARACTERISTICS	15
•	Clarified test methods for voltage ratings in INSULATION CHARACTERISTICS	15
•	Changed UL Single Protection Certification pending to Single Protection in REGULATORY INFORMATION SECTION (certificate available)	16

Changes from Revision G (March 2013) to Revision H

•	Changed title From: LIFE EXPECTANCY vs WORKING VOLTAGE (ISO1050DW To: LIFE EXPECTANCY vs	
	WORKING VOLTAGE (ISO1050DUB)	17



www.ti.com

Page

Page

Page

Page



3-Jun-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
ISO1050DUB	ACTIVE	SOP	DUB	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-55 to 105	ISO1050	Samples
ISO1050DUBR	ACTIVE	SOP	DUB	8	350	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-55 to 105	ISO1050	Samples
ISO1050DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 105	ISO1050	Samples
ISO1050DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 105	ISO1050	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



3-Jun-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1050DUBR	SOP	DUB	8	350	330.0	24.4	10.9	10.01	5.85	16.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Sep-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1050DUBR	SOP	DUB	8	350	358.0	335.0	35.0

DUB (R-PDSO-G8)

PLASTIC SMALL-OUTLINE




All linear dimensions are in millimeters. Dimensioning and tolerancing per ANSI Y14.5 M-1982. Α. Β. This drawing is subject to change without notice.

C. Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.254mm.



DUB (R-PDSO-G8)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- E. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- F. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated