



SLLS552A - DECEMBER 2002 - REVISED MARCH 2003


EXTENDED COMMON-MODE RS-485 TRANSCEIVERS

FEATURES

- Common-Mode Voltage Range (–20 V to 25 V) More Than Doubles TIA/EIA-485 Requirement
- Reduced Unit-Load for Up to 256 Nodes
- Bus I/O Protection to Over 16-kV HBM
- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Standby Supply Current 1-μA Max
- More Than 100 mV Receiver Hysteresis

APPLICATIONS

- Long Cable Solutions
 - Factory Automation
 - Security Networks
 - Building HVAC
- Severe Electrical Environments
 - Electrical Power Inverters
 - Industrial Drives
 - Avionics




DESCRIPTION

The transceivers in the HVD2x family offer performance far exceeding typical RS–485 devices. In addition to meeting all requirements of the TIA/EIA–485–A standard, the HVD2x family operates over an extended range of common–mode voltage, and has features such as high ESD protection, wide receiver hysteresis, and failsafe operation. This family of devices is ideally suited for long-cable networks, and other applications where the environment is too harsh for ordinary transceivers.

These devices are designed for bidirectional data transmission on multipoint twisted-pair cables. Example applications are digital motor controllers, remote sensors and terminals, industrial process control, security stations, and environmental control systems.

These devices combine a 3-state differential driver and a differential receiver, which operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected internally to form a differential bus port that offers minimum loading to the bus. This port features an extended common-mode voltage range making the device suitable for multipoint applications over long cable runs.

HVD2x Devices Operate Over a Wider Common-Mode Voltage Range



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS552A - DECEMBER 2002 - REVISED MARCH 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (continued)

The 'HVD20 provides high signaling rate (up to 25 Mbps) for interconnecting networks of up to 64 nodes.

The 'HVD21 allows up to 256 connected nodes at moderate data rates (up to 5 Mbps). The driver output slew rate is controlled to provide reliable switching with shaped transitions which reduce high-frequency noise emissions.

The 'HVD22 has controlled driver output slew rate for low radiated noise in emission-sensitive applications and for improved signal quality with long stubs. Up to 256 'HVD22 nodes can be connected at signaling rates up to 500 kbps.

The 'HVD23 implements receiver equalization technology for improved jitter performance on differential bus applications with data rates up to 25 Mbps at cable lengths up to 160 meters.

The 'HVD24 implements receiver equalization technology for improved jitter performance on differential bus applications with data rates in the range of 1 Mbps to 10 Mbps at cable lengths up to 1000 meters.

The receivers also include a failsafe circuit that will provide a high-level output within 250 microseconds after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or the absence of any active transmitters on the bus. This feature prevents noise from being received as valid data under these fault conditions. This feature may also be used for Wired-Or bus signaling.

The SN65HVD2X devices are characterized for operation over the temperature range of -40°C to 85°C.

PART NUMBERS	CABLE LENGTH AND SIGNALING RATE ⁽¹⁾	NODES	MARKING
SN65HVD20	Up to 50 m at 25 Mbps	Up to 64	D: VP20 P: 65HVD20
SN65HVD21	Up to 150 m at 5 Mbps (with slew rate limit)	Up to 256	D: VP21 P: 65HVD21
SN65HVD22	Up to1200 m at 500 kbps (with slew rate limit)	Up to 256	D: VP22 P: 65HVD22
SN65HVD23	Up to 160 m at 25 Mbps (with receiver equalization)	Up to 64	D: VP23 P: 65HVD23
SN65HVD24	Up to 500 m at 3 Mbps (with receiver equalization)	Up to 256	D: VP24 P: 65HVD24

PRODUCT SELECTION GUIDE

(1) Distance and signaling rate predictions based upon Belden 3105A cable and 15% eye pattern jitter.

AVAILABLE OPTIONS

PLASTIC THROUGH-HOLE P-PACKAGE (JEDEC MS-001)	PLASTIC SMALL-OUTLINE ⁽¹⁾ D-PACKAGE (JEDEC MS-012)
SN65HVD20P	SN65HVD20D
SN65HVD21P	SN65HVD21D
SN65HVD22P	SN65HVD22D
SN65HVD23P	SN65HVD23D
SN65HVD24P	SN65HVD24D

(1) Add R suffix for taped and reeled carriers.

SLLS552A – DECEMBER 2002 – REVISED MARCH 2003

HVD20, HVD21, HVD22				HVD23, HVD24				
INPUT	ENABLE	OUTPUTS		INPUT	ENABLE	OUTF	PUTS	
D	DE	Α	В	D	DE	Α	В	
Н	Н	Н	L	н	Н	Н	L	
L	н	L	н	L	н	L	Н	
х	L	Z	Z	х	L	Z	Z	
х	OPEN	Z	Z	х	OPEN	Z	Z	
OPEN	Н	Н	L	OPEN	Н	L	Н	

DRIVER FUNCTION TABLE

H = high level, L= low level, X = don't care, Z = high impedance (off), ? = indeterminate

DIFFERENTIAL INPUT	ENABLE	OUTPUT
$V_{ID} = (V_A - V_B)$	RE	R
$0.2 \text{ V} \leq \text{V}_{ID}$	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	See Note A
$V_{ID} \le -0.2 V$	L	L
Х	н	Z
Х	OPEN	Z
Open circuit	L	н
Short Circuit	L	н
Idle (terminated) bus	L	Н

RECEIVER FUNCTION TABLE

H = high level, L = low level, X = don't care,

Z = high impedance (off), ? = indeterminate

NOTE A: If the differential input V_{ID} remains within the indeterminate-logic range for more than 250 μ s, the integrated failsafe circuitry detects a bus fault, and set the receiver output to a high state. See Figure 15.

SLLS552A - DECEMBER 2002 - REVISED MARCH 2003



POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR(3) ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
	Low-K(1)	710 mW	5.68 mW/°C	455 mW	370 mW
D	High-K(2)	1282 mW	10.3 mW/°C	821 mW	667 mW
P	Low-K(1)	984 mW	7.87 mW/°C	630 mW	512 mW
Р	High-K ⁽²⁾	1478 mW	11.8 mW/°C	946 mW	768 mW

(1) In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

(2) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

(3) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			SN65HVD2X
Supply voltage(2), V _{CC}			-0.5 V to 7 V
Voltage at any bus I/O tern	Voltage at any bus I/O terminal		-27 V to 27 V
Voltage input, transient puls	se, A and B, (through 100 Ω , see	e Figure 16)	-60 V to 60 V
Voltage input at any D, DE	or RE terminal		-0.5 V to V _{CC} + 0.5 V
		A, B, GND	16 kV
-	Human Body Model ⁽³⁾	-27 V to 27 V rough 100 Ω, see Figure 16) -60 V to 60 V -0.5 V to V _{CC} + 0.5 V y Model(3) A, B, GND All pins 5 kV sviceModel ⁽⁴⁾ All pins 1.5 kV	5 kV
Electrostaticdischarge	Charged-DeviceModel ⁽⁴⁾		1.5 kV
	Machine Model (5)		
Continuous total power dis	sipation		See Power Dissipation Rating Table
Junction temperature, TJ			150°C
Storage temperature, T _{Stg}			–65°C to 120°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

(5) Tested in accordance with JEDEC Standard 22, Test Method A115-A.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	V
Voltage at any bus I/O terminal	А, В	-20		25	V
High-level input voltage, VIH	DE, RE	2		VCC	
Low-level input voltage, V_{IL}	D, DE, RE	(0.8	V
Differential input voltage, V_{ID}	A with respect to B	-25		25	V
Voltage at any bus I/O terminal A, B High-level input voltage, VIH D, DE, RE Low-level input voltage, VIL D, DE, RE	Driver	-110		110	
	Receiver	-8		8	mA
Operating free-air temperature, TA		-40		85	°C
Junction temperature, TJ		-40		125	°C



DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР(1)	MAX	UNIT
VIK	Input clamp voltage	II = -18 mA	-1.5			V
VO	Open-circuit output voltage	A or B, No load	0		VCC	V
		No load (open circuit)	3.3	4.2	VCC	
VOD(SS)	Steady-state differential output voltage magnitude	$R_L = 54 $ Ω, See Figure 1	1.8	2.5		V
$\frac{V_{O}}{V_{OD}(SS)} = \frac{V_{O}}{V_{OD}(SS)} = \frac{V_{O}}{V_{O}}$	magnitude	With common-mode loading, See Figure 2	1.8			
∆ VOD(SS)	Change in steady-state differential output voltage between logic states	See Figure 1 and Figure 3	-0.1		0.1	V
VOC(SS)	Steady-state common-mode output voltage	See Figure 1	2.1	2.5	2.9	V
	Change in steady-state common-mode output voltage, V _{OC} (H) – V _{OC} (L)	See Figure 1 and Figure 4	-0.1		0.1	V
VOC(PP)	Peak-to-peak common-mode output voltage, VOC(MAX) - VOC(MIN)	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 1 and Figure 4		0.35		V
VOD(RING)	Differential output voltage over and under shoot	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 5			10%	
lı (Input current	D, DE	-100		100	μA
lO(OFF)	Output current with power off	$V_{CC} < = 2.5 V$	See re	eceiver line	input	
loz	High impedance state output current	DE at 0 V		current		
los	Short-circuit output current	$V_{O} = -20$ V to 25 V, See Figure 9	-250		250	mA
C _{OD}	Differential output capacitance		Se	e receiver	CI	

(1) All typical values are at $V_{CC} = 5 V$ and $25^{\circ}C$.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	ТҮР(1)	MAX	UNIT	
^t PLH	H Differential output propagation delay, low-to- high		HVD20, HVD23	6	10	20		
"F LI I		$C_{L} = 50 \text{pF},$	HVD21, HVD24	20	32	60	ns	
^t PHL	Differential output propagation delay, high-to-low	See Figure 3	HVD22	160	280	500		
tr	Differential output rise time	R _I = 54 Ω	HVD20, HVD23	2	6	12		
4		$C_L = 50 \text{ pF},$ See Figure 3	HVD21, HVD24	20	40	60	ns	
t _f	Differential output fall time		HVD22	200	400	600		
^t PZH	Propagation delay time, high-impedance-to-high-level output	RE at 0 V,	HVD20, HVD23			40	ns	
ΨΖΠ			HVD21, HVD24			100		
^t PHZ	Propagation delay time, high-level-output-to-high-impedance	See Figure 6	HVD22			300		
tPZL	Propagation delay time, high-impedance-to-low-level output		HVD20, HVD23			40		
ΨZL		RE at 0 V, See Figure 7	HVD21, HVD24			100	ns	
^t PLZ	Propagation delay time, low-level-output-to-high-impedance	See Figure /	HVD22			300		
^t d(standby)	Time from an active differential output to standby		a Figure 0			2	μs	
td(wake)	Wake-up time from standby to an active differential output	RE at V _{CC} , See Figure 8				8	μs	
		HVD20, HVD23				2		
^t sk(p)	Pulse skew tpLH - tpHL	HVD21, HVD24				6	ns	
		HVD22				50		

(1) All typical values are at $V_{CC} = 5 V$ and $25^{\circ}C$.

SLLS552A - DECEMBER 2002 - REVISED MARCH 2003

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions

PARAMETER		TEST CONDITIONS		MIN	ТҮР(1)	MAX	UNIT
VIT(+)	Positive-going differential input voltage threshold	See Figure 10	$V_{O} = 2.4 \text{ V}, I_{O} = -8 \text{ mA}$		60	200	
VIT(-)	Negative-going differential input voltage threshold	See Figure 10	$V_{O} = 0.4 \text{ V}, I_{O} = 8 \text{ mA}$	-200	-60		mV
VHYS	Hysteresis voltage (V _{IT+} – V _{IT} –)			100	130		mV
V	Positive-going differential input failsafe voltage	See Figure 15	$V_{CM} = -7$ V to 12 V	40	120	200	mV
V _{IT(F+)}	threshold	See Figure 15	$V_{CM} = -20 \text{ V to } 25 \text{ V}$	40	120	250	mv
	Negative-going differential input failsafe voltage	See Figure 15	$V_{CM} = -7 V \text{ to } 12 V$	-40	-120	-200	mV
VIT(F–)	threshold	See Figure 15	$V_{CM} = -20 \text{ V to } 25 \text{ V}$	-40	-120	-250	mv
VIK	Input clamp voltage	lj = -18 mA	II = -18 mA				V
VOH	High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{OH}$	$V_{ID} = 200 \text{ mV}, I_{OH} = -8 \text{ mA}, \text{ See Figure 11}$				V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_O$	L = 8 mA, See Figure 11			0.4	V
		$V_{I} = -7$ to 12 V,	HVD20, HVD23	-400		500	
lum un		Other input = 0 V	HVD21, HVD22, HVD24	-100		125	
I(BUS)	Bus input current (power on or power off)	$V_{i} = -20$ to 25 V,	HVD20, HVD23	-800		1000	μA
		Other input = 0 V	HVD21, HVD22, HVD24	-200		250	
lj –	Input current	RE		-100		100	μA
D .		HVD20, 23		24			ko
Rj	Input resistance	HVD21, 22, 24		96			kΩ
CID	Differential input capacitance	$V_{ID} = 0.5 + 0.4 \sin(10^{10})$	e (2π x 1.5 x 10 ⁶ t)			20	pF

(1) All typical values are at 25° C.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions

PARAMETER		TEST	TEST CONDITIONS		TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high level output	Coo Figure 44	HVD20, HVD23		16	35	
^t PHL	Propagation delay time, high-to-low level output	See Figure 11	HVD21, HVD22, HVD24		25	50	ns
t _r	Receiver output rise time	See Figure 11			0	4	
t _f	Receiver output fall time	See Figure 11	See Figure 11		2	4	ns
^t PZH	Receiver output enable time to high level	- See Figure 12			90	120	
^t PHZ	Receiver output disable time from high level				16	35	ns
t _{PZL}	Receiver output enable time to low level	0 Finance 40			90	120	
^t PLZ	Receiver output disable time from low level	See Figure 13	- See Figure 13		16	35	ns
^t r(standby)	Time from an active receiver output to standby					2	
^t r(wake)	Wake-up time from standby to an active receiver output	See Figure 14, DE at 0 V				8	μs
^t sk(p)	Pulse skew tpLH - tpHL					5	ns
^t p(set)	Delay time, bus fail to failsafe set	Soo Figuro 15	pulso roto - 1 kHz		250	350	μs
tp(reset)	Delay time, bus recovery to failsafe reset	See Figure 15,	pulse rate = 1 kHz			50	ns



SUPPLY CURRENT

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIO	NS	MIN TYP MAX	UNIT
		HVD20	9)
	Driver enabled (DE at V_{CC}),	HVD21	12	!
	Receiver enabled (RE at 0 V)	HVD22	9	mA
	No load, $V_I = 0 V \text{ or } V_{CC}$	HVD23	1'	
		HVD24	14	
		HVD20	8	
	Driver enabled (DE at V_{CC}),	HVD21	1'	
	Receiver disabled (RE at V_{CC})	HVD22	8	mA
ICC Supply current	No load, $V_I = 0 V \text{ or } V_{CC}$	HVD23	9	
		HVD24	12	2
		HVD20	-	,
	Driver disabled (DE at 0 V),	HVD21	8	;
	Receiver enabled (RE at 0 V)	HVD22		' mA
	No load	HVD23	()
		HVD24	1()
	Driver disabled (DE at 0 V) Receiver disabled (RE at V _{CC}) D open	All HVD2x		μΑ

RECEIVER EQUALIZATION CHARACTERISTICS

over recommended operating conditions


PARAMETER		TEST CONDITIONS				TYP	MAX	UNIT
tj(pp)	Peak-to-peak eye-patttern jitter	Pseudo-random NRZ code with a bit pattern length of 2 ¹⁶ , See Figure 23	25 Mbps (attenuation similar	SN65HVD23		5	% t _{ui} (1)	
			to 160 m of Belden 3105A)	SN65HVD24			N/A	
			10 Mbps (attenuation similar to 250 m of Belden 3105A)	SN65HVD23			5% t _{ui}	
				SN65HVD24			5% t _{ui}	
			3 Mbps (attenuation similar to 500 m of Belden 3105A)	SN65HVD23			15% t _{ui}	
				SN65HVD24			5% t _{ui}	
			1 Mbps (attenuation similar to 1000 m of Belden 3105A)	SN65HVD23			25% t _{ui}	
				SN65HVD24			5% t _{ui}	

(1) The unit interval period, $t_{\mbox{ui}}$, is the inverse of the signaling rate.

SLLS552A – DECEMBER 2002 – REVISED MARCH 2003



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS






SLLS552A - DECEMBER 2002 - REVISED MARCH 2003

PARAMETER MEASUREMENT INFORMATION

NOTE:

Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle, $Z_0 = 50 \Omega$ (unless otherwise specified)








Figure 2. Driver Test Circuit, V_{OD} With Common-Mode Loading




Figure 3. Driver Switching Test Circuit and Waveforms





Figure 4. Driver V_{OC} Test Circuit and Waveforms


SLLS552A – DECEMBER 2002 – REVISED MARCH 2003






NOTE: V_{OD}(RING) is measured at four points on the output waveform, corresponding to overshoot and undershoot from the V_{OD}(H) and V_{OD}(L) steady state values.

Figure 5. VOD(RING) Waveform and Definitions












Figure 9. Driver Short-Circuit Test




Figure 10. Receiver DC Parameter Definitions




Figure 11. Receiver Switching Test Circuit and Waveforms





Figure 12. Receiver Enable Test Circuit and Waveforms, Data Output High

SLLS552A - DECEMBER 2002 - REVISED MARCH 2003



IEXAS TRUMENTS

www.ti.com






Figure 14. Receiver Standby and Wake Test Circuit and Waveforms




Figure 15. Receiver Active Failsafe Definitions and Waveforms






Figure 16. Test Circuit and Waveforms, Transient Over-Voltage Test




PIN ASSIGNMENTS



LOGIC DIAGRAM





TYPICAL CHARACTERISTICS



SLLS552A - DECEMBER 2002 - REVISED MARCH 2003












Figure 22. HVD22 Receiver Operation With 20 V Offset on Input Signal

$H(\mathbf{s}) = \mathbf{k_0} \left[\left(1 - \mathbf{k_1} \right) + \frac{\mathbf{k_1} \mathbf{p_1}}{\left(\mathbf{s} + \mathbf{p_1} \right)} \right] \left[\left(1 - \mathbf{k_2} \right) + \frac{\mathbf{k_2} \mathbf{p_2}}{\left(\mathbf{s} + \mathbf{p_2} \right)} \right] \left[\left(1 - \mathbf{k_3} \right) + \frac{\mathbf{k_3} \mathbf{p_3}}{\left(\mathbf{s} + \mathbf{p_3} \right)} \right]$	k0 (DC loss)	p1 (MHz)	k1	p2 (MHz)	k2	p3 (MHz)	k3
Similar to 160m of Belden 3105A	0.95	0.25	0.3	3.5	0.5	15	1
Similar to 250m of Belden 3105A	0.9	0.25	0.4	3.5	0.7	12	1
Similar to 500m of Belden 3105A	0.8	0.25	0.6	2.2	1	8	1
Similar to 1000m of Belden 3105A	0.6	0.3	1	3	1	6	1



Figure 23. Cable Attenuation Model for Jitter Measurements






Figure 24. Performance at 50 Mbps Signaling Rate Over 150 Meters Cable, Before and After Receiver Equalization (Preview)





Figure 25. Performance at 3 Mbps Signaling Rate Over 500 Meters Cable, Before and After Receiver Equalization (Preview)

SLLS552A - DECEMBER 2002 - REVISED MARCH 2003

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012

Texas iruments

www.ti.com

D (R-PDSO-G**)


SLLS552A - DECEMBER 2002 - REVISED MARCH 2003



MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated