

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs

SN54LVTH541 . . . J OR W PACKAGE SN74LVTH541 . . . DB, DGV, DW, OR PW PACKAGE (TOP VIEW)



# SN54LVTH541 . . . FK PACKAGE (TOP VIEW)



#### description

These octal buffers/drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH541 are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH541 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH541 is characterized for operation from –40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTION TABLE**


	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z

# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
(see Note 1)	
Current into any output in the low state, I <sub>O</sub> : SN54LVTH541	
SN74LVTH541	
Current into any output in the high state, IO (see Note 2): SN54LVTH541	
SN74LVTH541	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	
DGV package	
DW package	
PW package	
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

		SN54LVTH541		SN74LVTH541		UNIT
		MIN	MIN MAX		MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	N.	2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	ć	5.5		5.5	V
IOH	High-level output current	4	-24		-32	mA
loL	Low-level output current	ng	48		64	mA
Δt/Δν	Input transition rise or fall rate	06	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
TA	Operating free-air temperature	<b>–</b> 55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

# SN54LVTH541, SN74LVTH541 **OCTAL BUFFÉRS/DRIVERS WITH 3-STATE OUTPUTS**

SCBS682 - MARCH 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEOT 00NF	SN54	LVTH54	1	SN74	UNIT				
		TEST COND	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNII		
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2				
Vou		$V_{CC} = 2.7 \text{ V},$	I <sub>OH</sub> = -8 mA	2.4			2.4			٧	
VOH		V 2V	I <sub>OH</sub> = -24 mA	2							
		V <sub>CC</sub> = 3 V	$I_{OH} = -32 \text{ mA}$				2				
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA			0.2			0.2		
		VCC = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5		
1			I <sub>OL</sub> = 16 mA			0.4			0.4	V	
VOL		Va = 2.V	I <sub>OL</sub> = 32 mA			0.5			0.5	V	
		VCC = 3 V	I <sub>OL</sub> = 48 mA			0.55					
	_		I <sub>OL</sub> = 64 mA						0.55		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		Ŋ	10			10	μΑ	
١.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		,S	±1			±1		
11	Data inputs‡	V <sub>CC</sub> = 3.6 V	VI = VCC		PA	1			1	μΑ	
			V <sub>I</sub> = 0		7	<b>-</b> 5			<b>-</b> 5		
l <sub>off</sub>		$V_{CC} = 0$ , $V_{I}$ or $V_{O} = 0$ t	o 4.5 V	"/(	5				±100	μΑ	
ha in	Data inputs	VCC = 3 V	V <sub>I</sub> = 0.8 V	75			75			μА	
l(hold)	Data inputs	∧CC = 2 ∧	V <sub>I</sub> = 2 V	<b>2</b> 75			-75			μΑ	
lozh		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V			5			5	μΑ	
lozL		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V			<b>-</b> 5			<b>-</b> 5	μΑ	
lozpu§	$V_{00} = 0 \text{ to } 15 \text{ V} \text{ V}_{0} = 0.5 \text{ V} \text{ to } 3 \text{ V}$				±100			±100	μΑ		
I <sub>OZPD</sub> §	$\frac{\text{VCC} = 1.5 \text{ V to 0, V}_{O} = 0.5 \text{ V to 3 V,}}{\text{OE} = \text{Don't care}}$		0.5 V to 3 V,			±100			±100	μА	
Icc			Outputs high			0.19		-	0.19		
		$V_{CC} = 3.6 \text{ V, I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low		5			5			
		Al = ACC of GIAD	Outputs disabled			0.19			0.19		
∆I <sub>CC</sub> ¶		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ One input at $V_{CC} = 0.6 \text{ V},$ Other inputs at $V_{CC}$ or GND				0.2			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0		3			3		pF		
Co		V <sub>O</sub> = 3 V or 0	V or 0					7		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ Unused pins at V<sub>CC</sub> or GND § This parameter is warranted but not production tested.


 $<sup>\</sup>P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V $_{
m CC}$  or GND.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVTH541				SN74LVTH541						
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
<sup>t</sup> PLH	А		1	3.7	YIA	4	1.1	2.4	3.5		3.9	ns	
t <sub>PHL</sub>		•	1	3.7	BR	4	1.1	2.4	3.5		3.9	115	
<sup>t</sup> PZH	ŌĒ	~	1.4	5.3	1,	6.3	1.5	3.5	5.2		6.2	ns	
t <sub>PZL</sub>		OE	OE	•	1.4	5.4		6	1.5	3.7	5.3		5.9
<sup>t</sup> PHZ	ŌĒ	ŌĒ	<del>OE</del> Y	1.4	5.8		6.1	1.5	3.9	5.6		5.9	ns
t <sub>PLZ</sub>				1.4	5.4		5.7	1.5	3	5		5.3	115

 $<sup>\</sup>overline{\dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- F. tpLz and tpHz are the same as tdis.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated