

# MC34067, MC33067

## High Performance Resonant Mode Controllers

The MC34067/MC33067 are high performance zero voltage switch resonant mode controllers designed for off-line and dc-to-dc converter applications that utilize frequency modulated constant off-time or constant deadtime control. These integrated circuits feature a variable frequency oscillator, a precise retriggerable one-shot timer, temperature compensated reference, high gain wide bandwidth error amplifier, steering flip-flop, and dual high current totem pole outputs ideally suited for driving power MOSFETs.

Also included are protective features consisting of a high speed fault comparator and latch, programmable soft-start circuitry, input undervoltage lockout with selectable thresholds, and reference undervoltage lockout. These devices are available in dual-in-line and surface mount packages.

### Features

- Zero Voltage Switch Resonant Mode Operation
- Variable Frequency Oscillator with a Control Range Exceeding 1000:1
- Precision One-Shot Timer for Controlled Off-Time
- Internally Trimmed Bandgap Reference
- 4.0 MHz Error Amplifier
- Dual High Current Totem Pole Outputs
- Selectable Undervoltage Lockout Thresholds with Hysteresis
- Enable Input
- Programmable Soft-Start Circuitry
- Low Startup Current for Off-Line Operation
- Pb-Free Packages are Available\*




Figure 1. Simplified Block Diagram


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

<http://onsemi.com>


### MARKING DIAGRAMS



PDIP-16  
P SUFFIX  
CASE 648




SOIC-16W  
DW SUFFIX  
CASE 751G



x = 3 or 4  
A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
G = Pb-Free Package

### PIN CONNECTIONS



### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# MC34067, MC33067

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	20	V
Drive Output Current, Source or Sink (Note 1) – Continuous – Pulsed (0.5 $\mu$ s, 25% Duty Cycle)	$I_O$	0.3 1.5	A
Error Amplifier, Fault, One-Shot, Oscillator and Soft-Start Inputs	$V_{in}$	– 1.0 to + 6.0	V
UVLO Adjust Input	$V_{in(UVLO)}$	– 1.0 to $V_{CC}$	V
Power Dissipation and Thermal Characteristics DW Suffix, Plastic Package, Case 751G $T_A = 25^\circ\text{C}$ Thermal Resistance, Junction-to-Air P Suffix, Plastic Package, Case 648 $T_A = 25^\circ\text{C}$ Thermal Resistance, Junction-to-Air	$P_D$ $R_{\theta JA}$ $P_D$ $R_{\theta JA}$	862 145 1.25 100	mW $^\circ\text{C/W}$ W $^\circ\text{C/W}$
Operating Junction Temperature	$T_J$	+ 150	$^\circ\text{C}$
Operating Ambient Temperature MC34067 MC33067	$T_A$	0 to + 70 – 40 to + 85	$^\circ\text{C}$
Storage Temperature	$T_{stg}$	– 55 to + 150	$^\circ\text{C}$

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

## ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
MC33067DW	SOIC–16W	47 Units / Rail
MC33067DWG	SOIC–16W (Pb–Free)	47 Units / Rail
MC33067DWR2	SOIC–16W	1000 / Tape & Reel
MC33067DWR2G	SOIC–16W (Pb–Free)	1000 / Tape & Reel
MC33067P	PDIP–16	25 Units / Rail
MC33067PG	PDIP–16 (Pb–Free)	25 Units / Rail
MC34067DW	SOIC–16W	47 Units / Rail
MC34067DWG	SOIC–16W (Pb–Free)	47 Units / Rail
MC34067DWR2	SOIC–16W	1000 / Tape & Reel
MC34067DWR2G	SOIC–16W (Pb–Free)	1000 / Tape & Reel
MC34067P	PDIP–16	25 Units / Rail
MC34067PG	PDIP–16 (Pb–Free)	25 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MC34067, MC33067

## ELECTRICAL CHARACTERISTICS

( $V_{CC} = 12\text{ V}$  [Note 2],  $R_{OSC} = 18.2\text{ k}$ ,  $R_{VFO} = 2940\ \Omega$ ,  $C_{OSC} = 300\text{ pF}$ ,  $R_T = 2370\ \Omega$ ,  $C_T = 300\text{ pF}$ ,  $C_L = 1.0\text{ nF}$ . For typical values  $T_A = 25^\circ\text{C}$ , for min/max values  $T_A$  is the operating ambient temperature range that applies (Note 3), unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### REFERENCE SECTION

Reference Output Voltage ( $I_O = 0\text{ mA}$ , $T_J = 25^\circ\text{C}$ )	$V_{ref}$	5.0	5.1	5.2	V
Line Regulation ( $V_{CC} = 10\text{ V to } 18\text{ V}$ )	$Reg_{line}$	–	1.0	20	mV
Load Regulation ( $I_O = 0\text{ mA to } 10\text{ mA}$ )	$Reg_{load}$	–	1.0	20	mV
Total Output Variation Over Line, Load, and Temperature	$V_{ref}$	4.9	–	5.3	V
Output Short Circuit Current ( $0^\circ\text{C to } 70^\circ\text{C}$ ) ( $-40^\circ\text{C to } 85^\circ\text{C}$ )	$I_O$	30 25	100 100	190 225	mA
Reference Undervoltage Lockout Threshold	$V_{th}$	3.8	4.3	4.8	V

### ERROR AMPLIFIER

Input Offset Voltage ( $V_{CM} = 1.5\text{ V}$ )	$V_{IO}$	–	1.0	10	mV
Input Bias Current ( $V_{CM} = 1.5\text{ V}$ )	$I_{IB}$	–	0.2	1.0	$\mu\text{A}$
Input Offset Current ( $V_{CM} = 1.5\text{ V}$ )	$I_{IO}$	–	0	0.5	$\mu\text{A}$
Open Loop Voltage Gain ( $V_{CM} = 1.5\text{ V}$ , $V_O = 2.0\text{ V}$ )	$A_{VOL}$	70	100	–	dB
Gain Bandwidth Product ( $f = 100\text{ kHz}$ ) $T_A = 25^\circ\text{C}$ $T_A = T_{low}\text{ to } T_{high}$	GBW	3.0 2.7	5.0 –	– –	MHz
Input Common Mode Rejection Ratio ( $V_{CM} = 1.5\text{ V to } 5.0\text{ V}$ )	CMR	70	95	–	dB
Power Supply Rejection Ratio ( $V_{CC} = 10\text{ V to } 18\text{ V}$ , $f = 120\text{ Hz}$ )	PSR	80	100	–	dB
Output Voltage Swing High State ( $I_{source} = 2.0\text{ mA}$ ) Low State ( $I_{sink} = 4.0\text{ mA}$ )	$V_{OH}$ $V_{OL}$	2.8 –	3.2 0.6	– 0.8	V

1. Maximum package power dissipation limits must be observed.
2. Adjust  $V_{CC}$  above the Startup Threshold voltage before setting to 12 V.
3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
4.  $T_{low} = 0^\circ\text{C}$  for MC34067  
 $= -40^\circ\text{C}$  for MC33067  
 $T_{high} = +70^\circ\text{C}$  for MC34067  
 $= +85^\circ\text{C}$  for MC33067

# MC34067, MC33067

**ELECTRICAL CHARACTERISTICS (continued)** ( $V_{CC} = 12\text{ V}$  [Note 6],  $R_{OSC} = 18.2\text{ k}$ ,  $R_{VFO} = 2940\ \Omega$ ,  $C_{OSC} = 300\text{ pF}$ ,  $R_T = 2370\ \Omega$ ,  $C_T = 300\text{ pF}$ ,  $C_L = 1.0\text{ nF}$ . For typical values  $T_A = 25^\circ\text{C}$ , for min/max values  $T_A$  is the operating ambient temperature range that applies (Note 7), unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

## OSCILLATOR

Frequency (Error Amp Output Low) Total Variation ( $V_{CC} = 10\text{ V to }18\text{ V}$ , $T_A = T_{Low}$ to $T_{High}$ )	$f_{OSC(low)}$	490	525	550	kHz
Frequency (Error Amp Output High) Total Variation ( $V_{CC} = 10\text{ V to }18\text{ V}$ , $T_A = T_{Low}$ to $T_{High}$ )	$f_{OSC(high)}$	1850	2050	2200	kHz
Oscillator Control Input Voltage, Pin 3	$V_{in}$	–	2.5	–	V

## ONE–SHOT

Drive Output Off–Time $T_A = 25^\circ\text{C}$ Total Variation ( $V_{CC} = 10\text{ V to }18\text{ V}$ , $T_A = T_{Low}$ to $T_{High}$ )	$t_{Blank}$	235 225	250 –	270 280	ns
--	-------------	------------	----------	------------	----

## DRIVE OUTPUTS

Output Voltage Low State ( $I_{Sink} = 20\text{ mA}$ ) ( $I_{Sink} = 200\text{ mA}$ ) High State ( $I_{Source} = 20\text{ mA}$ ) ( $I_{Source} = 200\text{ mA}$ )	$V_{OL}$  $V_{OH}$	– – 9.5 9.0	0.8 1.5 10.3 9.7	1.2 2.0 – –	V
Output Voltage with UVLO Activated ( $V_{CC} = 6.0\text{ V}$ , $I_{Sink} = 1.0\text{ mA}$ )	$V_{OL(UVLO)}$	–	0.8	1.2	V
Output Voltage Rise Time ( $C_L = 1.0\text{ nF}$ )	$t_r$	–	20	50	ns
Output Voltage Fall Time ( $C_L = 1.0\text{ nF}$ )	$t_f$	–	15	50	ns

## FAULT COMPARATOR

Input Threshold	$V_{th}$	0.93	1.0	1.07	V
Input Bias Current ( $V_{Pin\ 10} = 0\text{ V}$ )	$I_{IB}$	–	–2.0	–10	$\mu\text{A}$
Propagation Delay to Drive Outputs (100 mV Overdrive)	$t_{PLH(In/Out)}$	–	60	100	ns

## SOFT–START

Capacitor Charge Current ( $V_{Pin\ 11} = 2.5\text{ V}$ )	$I_{chg}$	4.5	9.0	14	$\mu\text{A}$
Capacitor Discharge Current ( $V_{Pin\ 11} = 2.5\text{ V}$ )	$I_{dischg}$	3.0	8.0	–	mA

## UNDERVOLTAGE LOCKOUT

Startup Threshold, $V_{CC}$ Increasing Enable/UVLO Adjust Pin Open Enable/UVLO Adjust Pin Connected to $V_{CC}$	$V_{th(UVLO)}$	14.8 8.0	16 9.0	17.2 10	V
Minimum Operating Voltage After Turn–On, $V_{CC}$ Decreasing Enable/UVLO Adjust Pin Open Enable/UVLO Adjust Pin Connected to $V_{CC}$	$V_{CC(min)}$	8.0 7.6	9.0 8.6	10 9.6	V
Enable/UVLO Adjust Shutdown Threshold Voltage	$V_{th(Enable)}$	6.0	7.0	–	V
Enable/UVLO Adjust Input Current (Pin 9 = 0 V)	$I_{in(Enable)}$	–	–0.2	–1.0	mA

## TOTAL DEVICE

Power Supply Current (Enable/UVLO Adjust Pin Open) Startup ( $V_{CC} = 13.5\text{ V}$ ) Operating ( $f_{OSC} = 500\text{ kHz}$ ) (Note 6)	$I_{CC}$	– –	0.5 27	0.8 35	mA
---	----------	--------	-----------	-----------	----

- Maximum package power dissipation limits must be observed.
- Adjust  $V_{CC}$  above the Startup Threshold voltage before setting to 12 V.
- Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
- $T_{low} = 0^\circ\text{C}$  for MC34067  
=  $-40^\circ\text{C}$  for MC33067  
 $T_{high} = +70^\circ\text{C}$  for MC34067  
=  $+85^\circ\text{C}$  for MC33067




Figure 2. Oscillator Timing Resistor versus Discharge Time




Figure 3. Oscillator Frequency versus Oscillator Control Current




Figure 4. Error Amp Output Low State Voltage versus Oscillator Control Current




Figure 5. One-Shot Timing Resistor versus Period




Figure 6. Open Loop Voltage Gain and Phase versus Frequency




Figure 7. Reference Output Voltage Change versus Temperature




Figure 8. Reference Output Voltage Change versus Source Current




Figure 9. Drive Output Saturation Voltage versus Load Current




Figure 10. Drive Output Waveform




Figure 11. Soft-Start Saturation Voltage versus Capacitor Discharge Current




Figure 12. Operating Frequency versus Supply Current




Figure 13. Supply Current versus Supply Voltage

# MC34067, MC33067





Figure 14. MC34067 Representative Block Diagram



High State Error Amp output, minimum  $I_{osc}$  current occurring at minimum input voltage, maximum load.

Low State Error Amp output, maximum  $I_{osc}$  current occurring at maximum input voltage, minimum load.

Figure 15. Timing Diagram





The minimum frequency is programmed by  $R_{OSC}$  using Equation 1:

$$R_{OSC} = \frac{1}{C_{OSC} \ln\left(\frac{5.1}{3.6}\right)} - t_{PD} = \frac{t_{(max)} - 70 \text{ ns}}{0.348 C_{OSC}} \quad (\text{eq. 1})$$

where  $t_{PD}$  is the internal propagation delay.

The maximum oscillator frequency is set by the current through resistor  $R_{VFO}$ . The current required to discharge  $C_{OSC}$  at the maximum oscillator frequency can be calculated by Equation 2:

$$I_{(max)} = C_{OSC} \frac{5.1 - 3.6}{\frac{1}{f_{(max)}}} = 1.5 C_{OSC} f_{(max)} \quad (\text{eq. 2})$$

The discharge current through  $R_{OSC}$  must also be known and can be calculated by Equation 3:

$$I_{R_{OSC}} = \frac{5.1 - 3.6}{R_{OSC}} \varepsilon \left( -\frac{1}{R_{OSC} C_{OSC} f_{(min)}} \right) = \frac{1.5}{R_{OSC}} \varepsilon \left( -\frac{1}{f_{(min)} R_{OSC} C_{OSC}} \right) \quad (\text{eq. 3})$$

Resistor  $R_{VFO}$  can now be calculated by Equation 4:

$$R_{VFO} = \frac{2.5 - V_{EA\text{sat}}}{I_{(max)} - I_{R_{OSC}}} \quad (\text{eq. 4})$$

### One-Shot Timer

The One-Shot is designed to disable both outputs simultaneously providing a deadtime before either output is enabled. The One-Shot capacitor ( $C_T$ ) is charged concurrently with the oscillator capacitor by transistor Q1, as shown in Figure 16. The one-shot period begins when the oscillator comparator turns off Q1, allowing  $C_T$  to discharge. The period ends when resistor  $R_T$  discharges  $C_T$  to the threshold of the One-Shot comparator. The lower threshold of the One-Shot is 3.6 V. By choosing  $C_T$ ,  $R_T$  can be solved by Equation 5:

$$R_T = \frac{t_{OS}}{C_T \ln\left(\frac{5.1}{3.6}\right)} = \frac{t_{OS}}{0.348 C_T} \quad (\text{eq. 5})$$

Errors in the threshold voltage and propagation delays through the output drivers will affect the One-Shot period. To guarantee accuracy, the output pulse of the control chip is trimmed to within 5% of 250 ns with nominal values of  $R_T$  and  $C_T$ .

The outputs of the Oscillator and One-Shot comparators are OR'd together to produce the pulse  $t_{OS}$ , which drives the Flip-Flop and output drivers. The output pulse ( $t_{OS}$ ) is initiated by the Oscillator and terminated by the One-Shot comparator. With zero voltage resonant mode converters, the oscillator discharge time should never be set less than the one-shot period.

### Error Amplifier

A fully accessible high performance Error Amplifier is provided for feedback control of the power supply system. The Error Amplifier is internally compensated and features dc open loop gain greater than 70 dB, input offset voltage of less than 10 mV and a guaranteed minimum gain-bandwidth product of 2.5 MHz. The input common mode range extends from 1.5 V to 5.1 V, which includes the reference voltage.




Figure 17. Error Amplifier and Clamp

When the Error Amplifier output is coupled to the  $I_{OSC}$  pin by  $R_{VFO}$ , as illustrated in Figure 17, it provides the Oscillator Control Current,  $I_{OSC}$ . The output swing of the Error Amplifier is restricted by a clamp circuit to improve its transient recovery time.

### Output Section

The pulse ( $t_{OS}$ ), generated by the Oscillator and One-Shot timer is gated to dual totem-pole output drives by the Steering Flip-Flop shown in Figure 18. Positive transitions of  $t_{OS}$  toggle the Flip-Flop, which causes the pulses to alternate between Output A and Output B. The flip-flop is reset by the undervoltage lockout circuit during startup to guarantee that the first pulse appears at Output A.




Figure 18. Steering Flip-Flop and Output Drivers

## MC34067, MC33067

The totem-pole output drivers are ideally suited for driving power MOSFETs and are capable of sourcing and sinking 1.5 A. Rise and fall times are typically 20 ns and 15 ns respectively when driving a 1.0 nF load. High source/sink capability in a totem-pole driver normally increases the risk of high cross conduction current during output transitions.

The MC34067 utilizes a unique design that virtually eliminates cross conduction, thus controlling the chip power dissipation at high frequencies. A separate power ground pin is provided to isolate the sensitive analog circuitry from large transient currents.




Figure 19. Undervoltage Lockout and Reference

### PERIPHERAL SUPPORT FUNCTIONS

The MC34067 Resonant Controller provides a number of support and protection functions including a precision voltage reference, undervoltage lockout comparators, soft-start circuitry, and a fault detector. These peripheral circuits ensure that the power supply can be turned on and off in a controlled manner and that the system will be quickly disabled when a fault condition occurs.

#### Undervoltage Lockout and Voltage Reference

Separate undervoltage lockout comparators sense the input  $V_{CC}$  voltage and the regulated reference voltage as illustrated in Figure 19. When  $V_{CC}$  increases to the upper threshold voltage, the  $V_{CC}$  UVLO comparator enables the Reference Regulator. After the  $V_{ref}$  output of the Reference Regulator rises to 4.2 V, the  $V_{ref}$  UVLO comparator switches the UVLO signal to a logic zero state enabling the primary control path. Reducing  $V_{CC}$  to the lower threshold voltage causes the  $V_{CC}$  UVLO comparator to disable the Reference Regulator. The  $V_{ref}$  UVLO comparator then switches the UVLO output to a logic one state disabling the controller.

The Enable/UVLO Adjust pin allows the power supply designer to select the  $V_{CC}$  UVLO threshold voltages. When this pin is open, the comparator switches the controller on at 16 V and off at 9.0 V. If this pin is connected to the  $V_{CC}$  terminal, the upper and lower thresholds are reduced to 9.0 V and 8.6 V, respectively. Forcing the Enable/UVLO Adjust pin low will pull the  $V_{CC}$  UVLO comparator input low (through an internal diode) turning off the controller.

The Reference Regulator provides a precise 5.1 V reference to internal circuitry and can deliver up to 10 mA

to external loads. The reference is trimmed to better than 2% initial accuracy and includes active short circuit protection.

#### Fault Detection

Converter protection from adverse operating conditions can be implemented with proper use of the Fault Comparator and Latch blocks that are illustrated in Figure 20. The Fault Comparator has an input threshold of 1.0 V and when exceeded, sets the Fault Latch and generates two logic signals that simultaneously disable the primary control path. The signal line labeled “Fault” connects directly to two gates that control the output drivers. This direct path reduces the driver turn-off propagation delay to approximately 70 ns. The Fault Latch output is OR’ed with the UVLO output that is derived from the  $V_{ref}$  UVLO comparator, to produce the logic output labeled “UVLO+Fault”. This signal disables the Oscillator and the One-Shot by forcing both the  $C_{OSC}$  and  $C_T$  capacitors to be continually charged.

The Fault Latch is automatically reset during startup by a logic “1” that appears at the  $V_{ref}$  UVLO comparator output. The latch can also be reset after startup by momentarily pulling the Enable/UVLO Adjust pin low to disable the Reference. Note that after activation, the Fault Latch will remain in a set state only as long as  $V_{CC}$  is provided to the MC34067. Also, Drive Output B will assume a high state if the Fault input signal drops below the 1.0 V threshold level even after the Fault Latch has been set. In some applications this characteristic could be problematic but it can be easily remedied by AC coupling Drive Output B.




Figure 20. Fault Detector and Soft-Start

**Soft-Start Circuit**

The Soft-Start circuit shown in Figure 20 forces the variable frequency Oscillator to start at the maximum frequency and ramp downward until regulated by the feedback control loop. The external capacitor at the C<sub>Soft-Start</sub> terminal is initially discharged by the UVLO+Fault signal. The low voltage on the capacitor passes through the Soft-Start Buffer to hold the Error Amplifier output low. After UVLO+Fault switches to a logic zero, the soft-start capacitor is charged by a 9.0 μA current source. The buffer allows the Error Amplifier output to follow the soft-start capacitor until it is regulated by the Error Amplifier inputs. The soft-start function is generally applicable to controllers operating below resonance and can be disabled by simply opening the C<sub>Soft-Start</sub> terminal.

**APPLICATIONS INFORMATION**

The MC34067 is specifically designed for zero voltage switching (ZVS) quasi-resonant converter (QRC) applications. The IC is optimized for double-ended push-pull or bridge type converters operating in continuous conduction mode. Operation of this type of ZVS with resonant properties is similar to standard push-pull or bridge circuits in that the energy is transferred during the transistor on-time. The difference is that a series resonant tank is usually introduced to shape the voltage across the power transistor prior to turn-on. The resonant tank in this topology is not used to deliver energy to the output as is the case with zero current switch topologies. When the power transistor is enabled the voltage across it should already be zero, yielding minimal switching loss. Figure 21 shows a timing diagram for a half-bridge ZVS QRC. An application circuit is shown in Figure 22. The circuit built is a dc to dc half-bridge converter delivering 75 W to the output from a 48 V source.

When building a zero voltage switch (ZVS) circuit, the objective is to waveshape the power transistor’s voltage waveform so that the voltage across the transistor is zero when the device is turned on. The purpose of the control IC is to allow a resonant tank to waveshape the voltage across the power transistor while still maintaining regulation. This is accomplished by maintaining a fixed deadtime and by varying the frequency; thus the effective duty cycle is changed.

Primary side resonance can be used with ZVS circuits. In the application circuit, the elements that make the resonant tank are the primary leakage inductance of the transformer (L<sub>L</sub>) and the average output capacitance (C<sub>OSS</sub>) of a power MOSFET (C<sub>R</sub>).

The desired resonant frequency for the application circuit is calculated by Equation 6:

$$f_r = \frac{1}{2\pi\sqrt{L_L 2C_R}} \quad (\text{eq. 6})$$

In the application circuit, the operating voltage is low and the value of C<sub>OSS</sub> versus Drain Voltage is known. Because the C<sub>OSS</sub> of a MOSFET changes with drain voltage, the value of the C<sub>R</sub> is approximated as the average C<sub>OSS</sub> of the MOSFET. For the application circuit the average C<sub>OSS</sub> can be calculated by Equation 7:

$$C_R = \sqrt{2} * C_{OSS} \text{ measured at } \frac{1}{2} V_{in} \quad (\text{eq. 7})$$

The MOSFET chosen fixes C<sub>R</sub> and that L<sub>L</sub> is adjusted to achieve the desired resonant frequency.

However, the desired resonant frequency is less critical than the leakage inductance. Figure 21 shows the primary current ramping toward its peak value during the resonant transition. During this time, there is circulating current flowing through the secondary inductance, which effectively makes the primary inductance appear shorted. Therefore, the current through the primary will ramp to its peak value at a rate controlled by the leakage inductance and the applied voltage. Energy is not transferred to the secondary during this stage, because the primary current has not overcome the circulating current in the secondary. The larger the leakage inductance, the longer it takes for the primary current to slew. The practical effect of this is to lower the duty cycle, thus reducing the operating range.

## MC34067, MC33067

The maximum duty cycle is controlled by the leakage inductance, not by the MC34067. The One-Shot in the MC34067 only assures that the power switch is turned on under a zero voltage condition. Adjust the one-shot period

so that the output switch is activated while the primary current is slewing but before the current changes polarity. The resonant stage should then be designed to be as long as the time for the primary current to go to 0 A.





Figure 21. Application Timing Diagram



- T1 = Primary: 12 turns #48 AWG (1300 strands litz wire)  
 Secondary: 6 turns center tapped #48 AWG (1300 strands litz wire)  
 Core: Philips 3F3 4312 020 4124  
 Bobbin: Philips 4322 021 3525  
 Primary Leakage Inductance = 1.0  $\mu$ H
- T2 = All windings: 8 turns #36 AWG  
 Core: Philips 3F3 EP7-3F3  
 Bobbin: Philips EP7PCB1-6
- T3 = Colicraft D1870 (100 turns)  
 L1 = 2 turns #48 AWG (1300 strands litz wire)  
 Core: Philips 3F3 EP10-3F3  
 Bobbin: Philips EP10PCB1-8  
 Inductance = 1.8  $\mu$ H
- L2 = 5 turns #48 AWG (1300 strands litz wire)  
 Core: 0.5" diameter air core  
 Inductance = 100 nH

Heatsinks = Aavid Engineering Inc. 533402B02552 with clip  
 MC34067-5803

Insulators = Berquist Sil-Pad 1500

Test	Conditions	Results
Line Regulation	$V_{in} = 40\text{ V to }56\text{ V}, I_O = 15\text{ A}$	20 mV = $\pm 0.198\%$
Load Regulation	$V_{in} = 48\text{ V}, I_O = 10\text{ A to }15\text{ A}$	4.0 mV = $\pm 0.039\%$
Output Ripple	$V_{in} = 48\text{ V}, I_O = 15\text{ A}, f_{switch} = 1.0\text{ MHz}$	25 mV <sub>p-p</sub>
Efficiency	$V_{in} = 48\text{ V}, I_O = 10\text{ A}, f_{switch} = 1.7\text{ MHz}$	83.5%
	$V_{in} = 48\text{ V}, I_O = 15\text{ A}, f_{switch} = 1.0\text{ MHz}$	84.2%


Figure 22. Application Circuit



# MC34067, MC33067

## PACKAGE DIMENSIONS

PDIP-16  
P SUFFIX  
CASE 648-08  
ISSUE T




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

SOIC-16W  
DW SUFFIX  
CASE 751G-03  
ISSUE C



NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS	
	MIN	MAX
A	2.35	2.65
A1	0.10	0.25
B	0.35	0.49
C	0.23	0.32
D	10.15	10.45
E	7.40	7.60
e	1.27 BSC	
H	10.05	10.55
h	0.25	0.75
L	0.50	0.90
q	0°	7°

**ON Semiconductor** and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

**PUBLICATION ORDERING INFORMATION**

**LITERATURE FULFILLMENT:**

Literature Distribution Center for ON Semiconductor  
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA  
**Phone:** 480-829-7710 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 480-829-7709 or 800-344-3867 Toll Free USA/Canada  
**Email:** orderlit@onsemi.com

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada

**Japan:** ON Semiconductor, Japan Customer Focus Center  
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051  
**Phone:** 81-3-5773-3850

**ON Semiconductor Website:** <http://onsemi.com>

**Order Literature:** <http://www.onsemi.com/litorder>

For additional information, please contact your  
local Sales Representative.